Regviz

Alif Semiconductor /AE722F80F55D5LS_CM55_HP_View /ADC120 /ADC_START_SRC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ADC_START_SRC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Alif Semiconductor/AE722F80F55D5LS_CM55_HP_View/ADC120/ADC_START_SRC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0START_SRC0 (START)START 0 (ENA)ENA

Description

ADC Start-of-Conversion Source Register

Fields

START_SRC

This bit field enables the corresponding event input to the ADC to start (and continue, if active) the ADC. Once the number samples programmed in ADC_AVG_NUM is reached, if one of the enabled event inputs is active, the ADC functionality continues. If not, it stops.
START

When this bit is set to 1, the ADC starts/continues its operation. This is used to enable functions by software, without using the event inputs.
ENA

When this bit is set to 1, the ADC_CONTROL register is enabled to start the processing.

Links

()

Register License

THIS SOFTWARE IS PROVIDED “AS IS”. NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. ALIF SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data